This paper describes the design and implementation of a VLSI design process management system called Papyrus, which is built upon a history-based design process model that supports both routine and exploratory VLSI design processes. Emphasis of this paper is put on the descriptions of Papyrus's basic data models, design decisions, and implementation details. The operational prototype features a transparent dynamic load balancing scheme to exploit the computation power of networked workstations, an atomicity-guarantee mechanism to preserve the highlevel abstraction of the design task construct, an interactive design-history manipulation facility, and a set of storage managemenf techniques to reduce the storage overhead entailed by the single assignment update semantics, which is crucial to the support of the so-called rework mechanism. This system also embodies an innovative history-based meta-data inference scheme that automates many previously user-responsible design data management jiinctions.
Introduction
With the advent of these highly automated tools, circuit design basically consists of two types of activities: running CAD tools and managing the created design entities. Almost all CAD tool research in the last thirty years was focused on the former, i.e, on how to perfect each individual step in the design process. However, just because each such step is optimized, it doesn't mean that the entire design process is necessarily optimal. It has been observed in the electronic design community that a set of powerful tools is not equivalent to a productive design environment. Why? The reason is that today's circuit designers actually spend more time in monitoring the evolution and integration of design data, and figuring out which tools/tool sequences to invoke, than in actually running the tools.
To further improve the productivity of VLSI designers, CAD researchers should take one step back, examine where the bottlenecks are in the entire design process, and strive to reduce the impact of or completely eliminate these bottlenecks. It is our thesis that as individual CAD tools mature, helping circuit designers to use the right tools at the right time, and to keep track of design data evolution, is the single most effective way to achieve significant improvements in VLSI designers' productivity. Therefore, rather than concentrating on a specific CAD tool, we take a systems approach towards the development of an integrated VLSI design environment. This approach emphasizes the mechanisms to transform a set of loosely-coupled tools into a coherent whole, and the abstractions to manage complicated design data. This paper describes the design and implementation of a prototype VLSI design process manager called Papyrus, which is based on such an integrated approach.
The rest of th~s paper is organized as follows. In Section Two, the basic model of Papyrus is introduced. The design and implementation of the two major components of Papyrus are described in detail in the third and fourth section. Section Five briefly describes a novel design data management paradigm based on the design history information collected in Papyrus. Section Six concludes this paper with a highlight of the main ideas in this work.
The Basic Model
Conceptually, Papyrus provides the necessary hooks that glue a set of CAD tools, which may well come from different sources, into a consistent environment as seen by the end users. In addition, it provides support mechanisms to facilitate generic engineering design activities such as alternative exploration or iterative refinement. The architecture of Papyrus does not make any assumptions about the CAD tools and/or the underlying database system. From the user's standpoint, s/he only interacts with high-level abstractions such as design tasks and activities (to be explained in later). As a result, the complicated interfaces of individual CAD tools and their interactions are shielded from normal users, i.e., the circuit designers. By incorporating the process of creating design data into the system model, Papyrus provides a link to integrate design data and design process management.
Because VLSI design is almost exclusively performed through invoking CAD tools, the first step to facilitate the design process is to simplify tool invocation. Two fundamental types of design activities are identified: routine and creative. Routine design activities refer to those whose solution procedures are well-understood and therefore can be specified in advance. For example, generating a PLA-style physical layout from a high-level behavioral specification. To facilitate routine design activities, a higher-level abstraction than primitive CAD 1063-6382/94 $3.00 0 1994 IEEE tool invocation called the design task is introduced. To a first approximation, a design task is a script that is parallelizable and has a uansactional semantics. Design tasks either ahtomate or navigate users through the tool invocation sequences in the design tasks. To maintain design tasks as a high-level abstraction, the internal side effects of a task invocation must be hidden from the users. In particular, Papyrus ensures the atomicity property of a design task across voluntary or forced aborts.
However, interesting designs are always beyond routine design activities. Creative design activities denote those parts of a design process that are hardly understood and thus can not be specified beforehand. Most researchers who intend to help designers beyond routine design choose to use Artificial Intelligence techniques such as rule-based approaches. The basic tactic is to pattemmatch the design scenarios to a knowledge base, from which to uncover the best fit design procedure. In our opinion, the potential of this approach is rather limited because it ignores the fact that an innovative design is unique not only in its final product but also in its solution process. Since the process is unique, it is by definition beyond automation.
Recognizing this fundamental fact, we take an approach based on assistance rather than automation. In particular, we observe a unique pattern in a creative design process: it always involves countless iterations of trial-and-mor, i.e., generating and evaluating various altematives in the design space. Therefore, rather than automating the generation of design alternatives, Papyrus aims at facilitating the management of the confexts associated with design altematives, thus makmg it easier for designers to explore the design space. Specifically, Papyrus provides the design thread construct to cluster related data objects and design operations associated with a design entity. Moreover, within a design thread, a rework mechanism is developed for users to refine and examine various design alternatives without burdening users the task of keeping track of design decisions and their effects. It is our belief that the key to support creative design is to reduce this bookkeeping overhead rather than to generate the so-called intelligent design plans.
Tools
Papyrus is composed of two software subsystems: a design task manuger and a design activity manager. The software architecture is shown in Figure 1 . The task manager interprets task templates, helps users to choose CAD tool execution options, and takes care of low-level invocation details. The activity manager maintains the states of design threads, performs the mapping from design altematives and thread states, supports thread manipulation operations, and reclaims unused data objects. The interface between these two components are the task invocations from the activity manager to the task manager, and the history records from the task manager to the activity manager. Task invocations specify the name of the tasks to be invoked and their inpudoutput arguments. History records encapsulate the history of design task instantiations, including the options of each design step in the tasks. These two subsystems are described in Section Three and Four, respectively.
Design Task Management
A Papyrus' user invokes a design task under the control of the design activiry manager. Once they invoke a design task, users are required to supply the task's inputs and outputs. The activity manager first maps the given object names to physical objects and then spawns an instance of the design task manager as a child process to act on its behalf, with the invoked task's template and input/output objects passed to the task manager. When a task is completed successfully, the task manager packages the detailed operation history associated with a task invocation into a history record, and reports it back to the activity manager. If a task invocation is aborted by the user, the task manager simply exits after removing all intermediate side effects induced by the aborted task. No history record is created in this case.
The Specification Language
A task template is a specification of the individual CAD tool invocations and their sequencing order to accomplish a well-defined design task. WE Develop a Task Description Language (TDL) to specify task templates. This language is built upon the Tool Command Language (Tcl, pronounced "tickle") developed by John Ousterhout [OUST90]. The most important construct in TDL is the step command, which describes individual CAD tool invocation. It assumes the following format: 
The Implementation
The task manager's implementation is divided into two parts: the interface and the execution engine. The interface part deals with the interactions with the users DatabaJe and is described in the next subsection. The execution engine, described in the rest of the following subsections, controls the execution of a task across a network of workstations and performs necessary bookkeeping to record a task's operation history.
Tool Navigation/Encapsulation
Papyrus navigates users through task templates by informing them of the progress of a task. Most tools are invoked with a set of default options specified in the task template, Users can override these default options by entering their chosen parameters through a graphical user interface built with the Tk toolkit, a Tcl-based X-window toolkit [OUST91 I.
Parallelism Extraction
One of the distinguishing features of Papyrus's design task manager is its ability to hamess the computation power of a set of networked workstations without user intervention. Moreover, transparency is maintained at both the operating system and the specification language levels. Users don't need to locate idle machines and explicitly dispatch tool invocations to remote nodes. Neither do users need to specify in a task template the steps that are independent of one another and therefore parallelizable. Since the Task Description Language assumes a sequential computation model, the task manager is responsible for extracting the parallelism from the task templates.
The scheduling unit in a task template is a step (i.e., a CAD tool invocation), therefore the task manager can only exploit process-level parallelism. A step is said to be ready when both its data and control dependencies are satisfied. Three data suuctures are involved in parallelism extraction: Active, Suspending, and Result lists. When the task manager reads in a design step, it first checks if the step's data and control dependencies are satisfied. This check is performed by verifying whether each of the step's inputs is already on the Result list, and whether each of its control dependencies is one of the steps that creates the objects on the Result list. If they are, the task manager finds an idle workstation, forks a copy of itself to invoke the step's corresponding CAD tool on that node, and puts this step on the Active list. Otherwise, the set of dependencies that are not yet satisfied are recorded and the step is put on the Suspending list. In either case, the task manager can immediately begin to interpret the next design step in the task template. Essentially the task manager allows out-oforder issuing of design steps.
When a step is completed, it catches the attention of the task manager through the UNIX signal mechanism. Since different steps in a task could overlap and execute for different amounts of time, the completion of the steps may not be the same as their dispatch order. As a result, the task manager also needs to support out-oforder execution. When the task manager receives a completion signal, it needs to re-activate those steps in the Suspending list that are data-dependent or control-dependent on this completed step. If a previously suspended step's data and control dependencies are all satisfied, the task manager deletes the step from the Suspending list, finds an idle workstation to execute the step, and puts it on the Active list. Then the task manager waits in a loop for the arrival of the next completion signal. This loop is terminated only when the Active list becomes empty.
Papyrus is built on top of Sprite [OUST88], an experimental network operating system that supports a kernel-level process migration facility. As a result, exploitation of process-level parallelism becomes relatively straightforward. Sprite provides systems calls to locate idle workstations, execute a process on a designated node, and move a currently running process from one node to the other. Once the parallelism in a task template is identified, running independent design steps in parallel involves nothing more than appropriately packaging parameters and calling adequate systems services. The fact that Sprite supports a network-wide global file system name space, which is dfferent from a conventional NFS-based system, also greatly simplifies both process migration and the implementation of Papyrus.
Sprite's process migration mechanism migrates processes only to idle nodes, which are defined as nodes that don't receive inputs from mousekeyboards for a period of time. In other words, even if an node is only slightly loaded by an interactive user, that node is not considered to be qualified. As a result, not all requests for idle nodes could obtain one. If no idle nodes are available when a step is to be dispatched, the task manager simply executes the step locally. On the other hand, Sprite also supports the notion of eviction, which occurs when the owner of a previously idle workstation returns and reclaims hisher machine by touching the mouse or keyboard. In this case, the foreign processes in that node are migrated back to their home nodes. To more efficiently exploit a network of workstations, a more dynamic migration mechanism is needed, both for the processes that can't secure a idle node when they request one and for those that are evicted from foreign back to home nodes. This mechanism is called re-migration. Although the current implementation of Sprite does not support remigration, Papyrus supports it outside the kernel. The task manager periodically examines the local kernel's process control blocks to locate those currently-executing processes whose parent process is the task manager itself. From these processes, the task manager can find the migratable processes by checking their migrate flags. When such a process is found, the task manager attempts to dispatch it using the same procedure as described above. Of course, there is no guarantee that the process will be migrated successfully. In that case, the process has to wait for the next round.
Programmable Abort Semantics
The other important feature of Papyrus's task manager is that it supports the concept of programmable abort. Each step in a task template can specify a socalled resumed step, whose following state is the restart state when the former is aborted. Because the TDL assumes a sequential execution semantics, it is relatively easy to identify such a state. However, because the task manager allows out-oforder issue and out-oforder execution, it becomes a little bit complicated to reconstruct a particular state. When a task is invoked, users supply the names of the task's input and output objects. The names of the intermediate objects created during a task invocation are generated by the task manager automatically. Because there can be multiple instances of the same task active simultaneously, the name of an intermediate must be unique across multiple invocations of the same task to avoid conflicts. We append the process ID of the task manager to the formal names of the intermediates specified in the task templates. Because each task invocation is controlled by a different instance of the task manager, this scheme guarantees that intermediates' names in different invocations won't conflict with each other. Because modifications to intermediates of a task template follow the single assignment update semantics, restoring a design task's state is equivalent to removing the objects created between the restart and the abort design points.
Each step in a task template is assumed to have an intemal ID, which is essentially its sequential program ordering in the template. When a step is aborted, the task manager first examines its resumed step ID. If the ID is zero, then the entire task is to be restarted. In this case, the objects in the Result list are removed, all the p m s s e s in the Active list are killed, the three lists are reset, and the task manager starts to interpret the task template from the beginning. If the resumed step ID is non-zero, the task manager maps this step ID to its corresponding intemal ID. Given the resumed step's internal ID, J, the Result list's objects that are created by steps whose internal ID'S are larger than J are removed, and all the processes in the Active list that have a larger intemal ID than J are killed. The entries of the Active and Suspending lists are deleted if they correspond to steps that have a larger intemal ID than J. Finally the task manager restarts the task by starting to interpret the (J+l)-th command.
Design Activity Management

The History Model
In this section we will briefly review the design history model. Further details are documented in [CHIU90] . A design thread is a branching sequence of history records, each of which corresponds to a task invocation. A design thread's state consists of three components: a thread workspace, a control stream, and a set of frontier cursors. The thread workspace consists of the set of objects referenced as inputs and created as outputs in a design thread. Because of the single assignment update semantics, the thread workspace grows with the evolution of a design thread. The control stream of a design thread refers to the structure and sequencing of already committed design tasks. Figure 2 illustrates is associated with the second history record. A design point has an associated thread slate, which is defined as the set of objects referenced as inputs and created as outputs from the initial state of a design thread up to the completion of the record's corresponding task. The frontier cursors of a design thread are the set of design points that don't have a following history record. In Figure 2 , both design point 3 and 12 are frontier cursors. The union of the thread states of a design thread's frontier cursors constitutes the thread's thread workspace. One of the frontier cursors is called the current cursor, which is the default design point to which the records for newly committed tasks are attached. The current cursor automatically advances when a new history record is appended to the control stream. The data access rule is that every invoked task can only access the objects in the thread state associated with the current cursor. Intuitively the current cursor's thread state forms a default view into the design database, much like the notion of current directory in a file system. An important feature of Papyrus is the notion of rework. The rework mechanism allows users to move the current cursor to any existing design point within a design thread. For example, in Figure 2 , users can move the current cursor from design point 12 to design point 6. The effect is that all the design objects created along the path from design point 7 to design point 12 will not be visible. With the rework mechanism, designers can explore the design space without being cluttered with versions and configurations associated with different design altematives.
So if the paths 1-2-3-4-5-6 and 1-2-7-8--9-10-11-12 represent two distinct design choices, designers don't need to memorize their associated conreds since Papyrus automatically maintain them.
Before the rework mechanism is introduced, the history records in a design thread are organized as a linear sequence according to the completion time of their corresponding tasks, and the current cursor is by default the most recent design point.. Rework allows users to override this temporal order by moving the current cursor to any previous design points and creating new branches from there. Because by definition new tasks are invoked with respect to the current cursor's thread state, moving the current cursor to a previous design point effectively rolls the thread back to a previous state. This is similar to changing the default context in a file system by changing the current dnectory. When the current cursor is moved to an existing design point and subsequent tasks are instantiated, a new branch of the control stream is formed. This branch is conceptually independent of other existing branches: Objects created in the other branches won't be visible in this new branch, and vice versa.
The Implementation
An important service provided by the design activity manager is rework. Users move the current cursor to existing design points to experiment with different design operation sequences against a particular snapshot of the design database. Because of the single assignment update semantics, implementation of the rework mechanism becomes a matter of name management, specifically a mapping from an object name to its most recent version in the data scope, the thread state of the current cursor.
The data scope could change either because a new history record is added or because users move the current cursor. When a history record is added to the control stream, its inputs and outputs are added to the data scope if the current cursor is the same as its insertion point.
When users move the current cursor, the new data scope can be computed by a simple backward traversal of the control stream starting from the new current cursor. During this traversal, if a node has more than one parent (because of thread merges), all of them need to be visited.
On visiting each history record, the inputs and outputs of the history record are collected and ordered according to the lexical order of their names and version numbers. The activity manager optimizes the computation of the data scope by caching the thread states of certain design points in the control stream. As a result, the computation of new data scopes can stop as soon as the backward traversal of the control stream reaches a design point whose thread state has been cached.
The second issue of history management is to reduce the storage overhead entailed by the single assignment update semantics: updates to an object are not performed in place but rather create new versions. Papyrus uses compression and storage reclamation to address this problem. The compression algorithm is described in [CHIU92a] and will not be repeated. We will focus on three reclamation techniques: filtering, aging, and garbage collection.
Example tasks not typically maintained by the activity manager include "facility" tasks, such as printing or displaying something on the screen.
Aging: From the user's standpoint, it is generally true that the relevance of history records to the current design context decreases with their age. Old history records should be abstracted away so that only sufficient historical details are preserved. There are two ways to exploit the aging mechanism to reduce the amount of historical infomation: vertical and horizontal. VerticaZ aging refers to level compaction based on the ages of task invocations. In particular, the details of past task invocations can be progressively "forgotten" as they get older. Horizontal aging refers to the process of reclaiming the part of the design history that are too far back in time. Currently the design activity manager "forgets" the history by actively reminding users that some part of the design history will have to be pruned away. Only when users approve can the activity manager perform the pruning operations.
Garbage Collectwn: The term garbage collection, as used here, refers to a general procedure for finding "abandoned history items. There are two possible types of abandoned history items. In an iterative refinement process, a sequence of task invocations is iterated several times. Typically only the results of a small subset of the iterations are used later. The garbage collector abstracts the entire iterative process with the small subset that is actually used, and eliminates the history elements associated with the remaining iterations. The current implementation of Papyrus is not intelligent enough to discover iterative processes from the design history. The user must provide explicit hints to identify sequences of task invocations corresponding to iterative processes. For each such iterative sequence, the garbage collector finds all iterations (typically only one) whose outputs are used by later task invocations. Other iterations are pruned away. In Figure 3 , refinement of a layout object by iterative layout edits and circuit simulation is abstracted into a representative round (the third round in this case). The numbers below the history records denote the round numbers. They are shown for the purpose of illustration. 
Figure 3
Abstraction of An Iterative Process Filtering: Users can specify a set of tasks to be monitored by the activity manager. In other words, any task invocation not in the set will not be maintained by the activity manager. For these tasks, the history records passed from the task manager are simply discarded.
The other type of abandoned history elements is related to dead-end branches. A design thread typically has branching structures that represent dtemative development paths. Some of these are no longer needed because the corresponding design alternative is found to be inadequate. The garbage collector recognizes these kinds of branches by maintaining a list of branches that contain at least one of the frontier cursors, together with their last access time. A frontier branch is marked as a dead-end when the difference between the last access time and the current time exceeds a certain threshold. Again, for safety reasons the activity manager will actively ask for users' approval when attempting to eliminate these abandoned history elements.
Automatic Meta-data Inference
Based on the design history collected by the design task and the design activity managers, it is possible to infer some of the metu-dura of a VLSI design database. By meta-data, we are referring to per-object attribute values and inter-object relationships. Due to space constraints, we will only present the meta-data inference algorithm for automatic relationships establishment. A more complete discussion of this mechanism can be found in [CHIU92c] .
Figure 4 The Data-oriented Design History Representation
The design history model used in this algorithm is called the augmented derivation graph (ADG), which focuses on the use and used-by relationships among design objects, and the design operations involved in creating these data dependencies. The data-oriented history representation is independent of the temporal order of the tools' execution and can be derived from the design thread representation. Figure 4 is an example ADG corresponding to a set of design operations. Each circle in an ADG is a design object and each arrow represents an instance of a CAD-tool invocation, which includes the control parameters and auxiliary files. It is a graph because an object can have more than one input and it itself can be used as an input in more than one place.
The Version Server [CHAN89], developed at U.C. Berkeley, supports the creation and maintenance of three kinds of relationships: version, configuration, and equivalence. Unfortunately these relationships must be made known to the system by users through procedural interfaces or interactive commands [CHAN89]. Because it is the user's responsibility for relationship declarations, the design process tends to be interrupted by these bookkeeping operations when new objects are created. Moreover explicit relationships declaration has the disadvantage of being error-prone, because users may forget to declare these relationships. Therefore an aut~matic relationships establishment scheme is extremely desirable.
Let us define the meanings of version, equivalence, and configuration relationships as used in this paper. As in the Version Server, we assume an object's name is of the form Entity-Name.Represenarion-Format. Version-Number, e.g., ALU.logic.1. Version numbers are automatically generated by the system when an object is created. Version relationships relate ancestors and descendents. An object is a descendent (ancestor)version of the other if the former is derived from the latter (or vice versa), and they are of the same entity-name and representation. Two objects are equivalent if they are just dfferent representations of the same logical entity and one is directly derived from the other. For example, a behavior description of a circuit module is equivalent to a logic equation description of the same module that is derived from it, e.g., ALU.logic. 1 and ALU.layout.2. The difference between version and equivalence relationships lies in whether the transformation that relates two objects changes the underlying data representation. For example, an object created by applying logic minimization on a logic equation object is a version of the latter, whereas an object created by applying a PLA layout generator on a logic equation object is an equivalence. Note that version is a nonassociative relationship while equivalence is an associative relationship. Conjgurution relationships express isa-component-of and is-composed-of relations among design objects. For example, a register-file object is composed of a decoder object and an array of register objects.
Figure 5 Algorithm Version and Equivalence Relationships
Our goal is that when an object is created, the version, equivalence, and configuration relationships in which this object participates are automatically extracted from the augmented derivation graph. For equivalence and version relationships, the basic algorithm, shown in Figure 5 , performs a backward breadth-first-search traversal of the augmented derivation graph starting from the triggering object. When visiting each node, the algorithm checks whether this object has the same name and representation as the triggering object. If so, the algorithm finds the triggering object's immediate ancestor version, establishes a version relationship between this object and the triggering object, and stops. If the visited object has the same name but with a different representation, this object is an equivalence of the triggering object. The algorithm stops in the following situations:
[l] When the algorithm reaches an arrow of the ADG that doesn't have inputs. This means that the tool represented by the arrow doesn't have inputs, e.g., an object created from an editor from scratch. When the immediate ancestor version is found, then there is no need to perform further traversal. Depending on the execution semantics of the tool execution sequences between the triggering object and its immediate ancestor, the former may be able to inherit some of the equivalence relationships from the latter.
When an arrow has multiple inputs, i.e., the tool executes a "composition" operation. For example, a layout module can be consuucted from several submodules through a macro-cell placement and route tool. In this case, the algorithm stops, knowing that the triggering object does not have an imme&ate ancestor because it is composed from lower-level modules.
The execution semantics of a tool execution is represented as a vector, with each bit corresponding to a particular type of representation in the system. In our system, only three types behavioral, logic, and physical are supported. The algorithm described below, however, is applicable irrespective of the type system. The enecutwn semantics vector of a CAD tool specifies whether this tool changes the semantics in the respective representation. For example, a logic minimizer "espresso" will not change the behavioral-level semantics, but will change the logic-level and physical-level semantics. Therefore, its execution semantics vector is 100. In general, the execution semantics of a tool execution sequence S that contains T1, T,, .. , T, is defined as
[3]
i =n i=l
ESV (S ) = AND ESV (i )
where EsV(i) and ESV(S) are the execution semantic vectors of the i-th tool and the whole tool execution sequence, respectively. A 1 entry in an ESV means that the tool execution sequence preserves the semantics along the corresponding representation between two objects, and therefore allows equivalence relationship inheritance in that representation. Given that the ESV of the tool execution sequence between the triggering object and its immediate ancestor, the triggering object can inherit the equivalence relationships of its ancestor for those types whose corresponding bits in ESV are 1. Assuming that ESV(S) is 100, then the triggering object can inherit its ancestor's equivalence relationships along the behavioral domain, but not logic or physical domains. In our system it is possible to selectively trigger the relationships establishment procedure. Users can customize their environment by declaring beforehand that the relationships establishment procedure will be initiated only when the newly created object's data format belongs to a particular set. The same idea can be used to reduce the number of equivalence relationships associated with an objects. That is, only certain kinds of objects can have equivalence relationships with others. This selectivity mechanism is very important in a VLSI design environment, where a great variety of data formats are used and most of them are intermediate temporaries, so it is not necessary to keep track of their relationships. Simply examining the augmented derivation graph is not enough to infer the configuration relationships. The problem is that in addition to the class of "composition" tools, interactive editors can also include submodules, which are not observable from the augmented derivation graph. The system uses the following approaches to establish configuration relationships.
[l] If the creating tool is a "composition" tool, i.e., the compositional tool flag is set to "yes", then a configuration structure object is created with the inputs to this tool as components.
If the creating tool can potentially build up configuration relationships, e.g., an editor, then the system will actively ask users to explicitly specify the component objects included during the editing session. This is the only place in our system where user intervention is needed to build up meta-data.
Note that a configuration relationship can be constructed incrementally as the Corresponding design object evolves. As an illustration of relationships establishment, Figure 6 shows part of the meta-data constructed out of the augmented derivation graph shown in Figure 1 . Note that the equivalence relationship is transitive except when the objects in question have the same name and representation. Therefore CRTL.pla.1 is equivalent to CRTL.bds.1, but CTRL.pla.1 and CTRL.pla.2 are not equivalent. Also note that CTRL.layout.2 inherits the equivalence relationship from its immediate ancestor CTRL.layout.1 because the ESV of the compaction tool "sparcs" is 110, meaning that it is legal to inherit the equivalence relationships along the behavioral and logic domains. CTRL.layout.3 and CTRL.layout.4 form a separate version derivation path because they are completely independent of the path formed by CTRL.layout.1 and CTRL.layout.2. Other relationships can be similarly deduced. 
ADG in
In summary, when an object is created, the system consults with the creating tool's TSD to establish the associated configuration relationship, and a backward traversal of the augmented derivation graph starting from the triggering object is initiated. During the traversal, associated version and equivalence relationships are created by checking each visited node. Finally, the equivalence relationships that could be inherited from the triggering object's immediate ancestor, if any, are located and established.
Conclusion
Based on the belief that the key to further enhancing VLSI designers' productivity does not lie in better CAD tools but in a more responsive infrastructure, this paper attempts to alleviate the complexity in the design data and design processes from an environment perspective. We proposed a conceptually intuitive and semantically powerful history mechanism to organize the VLSI design processes. One important feature of this proposal is that the structure of the design history need not be linear; it can have branches. Operations are provided for users to organize their design history in such a way that reflects the high-level development pattems of various design alternatives. This history mechanism adds a new dimension to design process management in particular, and graphical user interface in general. Just as the desktop serves as a spatial metaphor for organizing graphic objects on the workstation display, the branching history offers an interesting temporal metaphor for users to manage their computational activities.
We demonstrated the proposed ideas with a prototype implementation that is built on top of the Sprite operating system, the Tcl/Tk facility, and the Berkeley OCT CAD tool suite. This implementation features an transparent load balancing scheme to exploit the computation power of networked workstations, an atomicityguarantee mechanism to preserve the high-level abstraction of the design task construct, and a set of storage management techniques to reduce the storage overhead entailed by the single assignment update semantics.
Based on the design history, we also developed a novel design management paradigm. Rather than requiring users to supply design meta-data, the system maintains and analyzes the design history to deduce the metadata, in particular, object attributes and inter-object relationships, according to a suite of domain-specific knowledge and inference procedures. This paradigm actually represents a generalization of the approach used in syntax-directed editors for software development environments. However, we believe that this is the first application of this idea in the context of design database systems. The power of this paradigm scales with the amount of tooYobject semantics that can be specified in advance. As more refined semantic specifications of tools andor objects are made, known to the system , the proposed approach should be able to build up more varieties of sophisticated meta-data in an automatic fashion.
